

[circuit].

CLAIM AMENDMENTS

RECEIVED

DEC 1 1 2002

Technology Center 2100

The claims have been amended as follows:

- 2. (Amended) The processing <u>circuit</u> [unit] of claim 1, wherein the chain of processing units comprises a systolic chain.
- 5. (Amended) The processing circuit of claim 4, wherein each processing <u>unit</u> [circuit] comprises a first input terminal to receive the indications of the discrete input values from a processing <u>unit</u> [circuit] input line common to the processing <u>units</u> [circuits] and a second input terminal to receive the indications of the discrete input values from another processing <u>unit</u> [circuit], the multiplexer coupling the first and second terminals of one of the processing <u>units</u> [circuits] together to designate the point in the chain at which the accumulation begins.
- 6. (Amended) The processing circuit of claim 1, wherein each processing unit [circuit] comprises:
- a first adder circuit to generate an indication of a summation of two of the discrete input values; and
- a multiplier circuit coupled to the first adder circuit to generate an indication of a product of a coefficient associated with said each processing <u>unit</u> [circuit] and the summation of the two discrete values.
- 7. (Amended) The processing circuit of claim 6, further comprising:
 a second adder circuit coupled to the first multiplier circuit to combine the summation of
 the two discrete input values with a progressive summation provided by another processing unit
- 11. (Amended) The processing circuit of claim 1, wherein the processing units and tap selection circuit comprise at least part of [circuit comprises] a finite impulse response filter.